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Abstract
Evaluating the power electronics behavior in real
grid conditions is challenging. In simulation, large
grids and complex systems can be simulated, how-
ever the power electronics, simulated with simpli-
fied models, cannot show realistic performances,
due to the difficulty to quantify paramenters such as
delays, damping, and noise impact. On the other
hand, lab experiments give more accurate analy-
sis, but in smaller scale than the simulation, due to
space and resources limitation. The Power Hard-
ware In Loop (PHIL) evaluation solves this problem,
simulating complex grids in software, and interfac-
ing them with real hardware by means of an inter-
face converter. In this work, the PHIL is applied to
the Smart Transformer (ST) case in order to show
the full benefit of this technique.
1. Introduction
The electrical grid must is facing multiple challenges
due to the high penetration of Distributed Energy
Resources (DER), such as Distributed Generation
(DG) and new loads, like the Electric Vehicles (EV).
They can easily affect the grid operation [1], mak-
ing the grid control difficult. The Smart Transformer
(ST) (Fig. 1) is a power electronics based transformer
[2, 3] that in addition to the voltage transformation
from Medium Voltage (MV) to Low Voltage (LV) grids,
offer additional services to both grids [4, 5, 6]. How-
ever, the ST advantages in the MV/LV grids have
been addressed mainly with simulations or over-
simplified lab experimental setup: balancing of LV
grid voltage and MV grid current [5], on-line load
sensitivity identification in LV grids [7], frequency
and voltage amplitude control [4, 6, 8, 9, 10], power
management in DC grids [11], and the increase of
hosting capacity for DERs integration [12].
This paper instead aims to show the possibility to
test power electronics devices by means of Power
Hardware Loop (PHIL) [13, 14, 15, 16]. The power
electronics under test (e.g., ST), can prove its per-
formances in realistic conditions, such as the simu-
lated grid in the Real Time Simulator (RTDS), diffi-
cult to reproduce in laboratory. The PHIL allows to
take into account phenomena not easily evaluable,
like control and communication delays, filter damp-
ing, and sensor accuracy of the power electronics
during the tests, that are difficult to evaluate in soft-
ware environment. On the other hand, a pure lab
validation may be challenging to realize due to the
extension of a real LV grid and the complexity of grid
behavior. Moreover, such phenomena, like the drop
of voltage along the lines, are difficult to reproduce
due to the unpractical realization of long lines under
laboratory conditions.
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Fig. 1: Smart Transformer-fed AC/DC distribution grid.
This paper is structured as follows: section II gives
an overview on the ST technology and its control;
section III describes the PHIL facility implemented
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Fig. 2: Smart Transformer control scheme
at the Chair of Power Electronics at the University
of Kiel; the PHIL evaluation capability for the ST
grid services case is demonstrated experimentally
in section IV. Finally, section V is dedicated to the
conclusions and future work.
2. Concept and control of the Smart
Transformer
The Smart Transformer (ST) is a three-stage power
electronics-based transformer composed of a MV
converter, that transforms the voltage from the MV
AC grid to the MV DC link; a DC/DC stage, trans-
forming the voltage levels; and a LV converter inter-
facing the LV grid. The ST can offer new ancillary
services to the grid and offers a possibility for DC
grid connections.
The control strategy of the ST depicted in Fig. 2 do
not differ substantially, despite several topology so-
lutions exist for each stage.
The MV side controls the MV DC link voltage at
the nominal value by controlling the current in the
MV grid. In addition, the MV converter controls
the reactive power injection in the MV grid. The
DC/DC converter (a Dual-Active Bridge (DAB) has
been adopted in this work) has two tasks: to trans-
form the voltage from MV to LV and to control the
LV DC link voltage, exchanging power between the
two DC stages. The LV side controls the voltage
waveform to be sinusoidal with amplitude and fre-
quency fixed to the reference values independently
from the load power request.
The MV converter controller consists of an outer
Reactive power / DC voltage loop and an inner AC
current loop. In the outer loop the DC link voltage
is controlled setting the new AC active current ref-
erence. The reactive current loop controls the reac-
tive power injection receiving the power reference
either remotely, by an external power set point, or
locally, by means of Q/V droop controller. The inner
loop is composed of two separate loops enabling
the indipendent control of the reactive and active
current to be requested from the MV grid.
In order to regulate the power flow between the two
DC stages the DAB controller has a power flow con-
troller. It controls the LV DC link voltage setting the
power reference of the DAB. The reference power
is limited between the Pmax, determined by the ST
sizing, and Pmin. If Pmin is set to 0, it can avoid the
power flow reversal in MV grid.
The LV converter has two control loops: the outer
one controls the AC voltage and the inner one the
AC current. The outer loop, controlling the voltage,
generates the new AC current reference for the in-
ner loop. The current loop outputs, added to the
voltage reference waveforms, are the modulation
signals to control the DC/AC converter.
3. Power Hardware In Loop
The PHIL adopted in the Chair of Power Electron-
ics is realized by means of a current-type loop. The
PHIL scheme is depicted in Fig. 3 and the PHIL
setup realized in lab is shown in Fig. 4. The PHIL
shown in Fig. 3 has been realized to test the ST
performances. The ST controls the voltage vHuT
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Fig. 3: PHIL: Hardware under Test (HuT) (red frame), Hardware of the PHIL setup (green frame), Software of the
PHIL setup (RSCAD) (blue frame).
on the filter capacitor. The measurement system
measures the voltage and send the measurement
signals vHuT to the RTDS software, RSCAD. Here
the voltage is applied directly in the simulated grid
by means of an ideal controlled voltage source. The
current demanded by the grid igrid is sampled in
RTDS and sent to a current controller, that con-
trols the current injection iPA of the linear power
amplifier (3phase, 4quadrant Spitzenberger&Spies
PAS15000) in order to reproduce accurately the grid
current igrid, closing the loop. Between the sim-
ulated grid and the ST hardware, a current scale
factor can be chosen to represent in hardware sys-
tems bigger than the HuT size. In this case a scale
factor of 50 has been introduced in the current to
cope with the limited power capability of the hard-
ware in lab. It means that 1 kW power change in the
hardware side corresponds to 50 kW power change
in RSCAD. Any change in the current absorption in
RSCAD, due to a different load demand, influences
the ST controller, and, vice-versa, any change in
the ST voltage amplitude or frequency, impacts on
the grid power consumption.
The parameters of the ST setup are specified in Ta-
ble 1, where KpV,ST , TiV,ST , KpI,ST , TiI,ST are the
proportional gain and the integral time constant of
the ST voltage and current controllers, respectively.
No standard model of the LV grid has been pro-
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Fig. 4: PHIL facility realized in the lab
Tab. 1: ST parameters
Parameter Value Parameter Value
S 4 kVA KpV,ST 0.2
fsw 8 kHz TiV,ST 0.004
L1,ST 5.0mH KpI,ST 1.25
Cf,ST 1.5µF TiI,ST 0.004
posed in literature due to the heterogeneity of the
LV grids. This work applies a modified version of the
CIGRE European LV distribution network benchmark
described in [17] and depicted in Fig. 5. The LV
grid has been implemented in RSCAD and simu-
Tab. 2: Load Data
Load Bus Active Power (kW) cosϕ
L1 11 6.7 0.95
L2 15 19.2 0.95
L3 16 19.2 0.95
L4 17 2.7 0.95
L5 18 8.8 0.95
lated with a time step of 45µs, typical of the PHIL
applications [18].
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Fig. 5: modified CIGRE European LV distribution net-
work benchmark implemented in RSCAD.
The CIGRE grid has been realized under the fol-
lowing assumptions: 1) the three-phase loads have
been considered as constant impedance model and
balanced, 2) the wind turbine has been neglected,
3) the battery energy storage systems (BESS) A
and B are initially set to 10 kW and −20 kW respec-
tively. Table 2 itemizes the load data and the posi-
tion in the grid, while Table 3 itemizes the location
of the two BESSs and the two PV power plants.
Tab. 3: DERs Data
DER Bus Apparent Power (kVA) cosϕ
BESS A 6 75 1.00
BESS B 10 25 1.00
PV A 16 4 1.00
PV B 18 3 1.00
4. PHIL experimental evaluation
The PHIL allows to analyze the impact of grid phe-
nomena on the grid devices and on the hardware
under test, here the ST. Two different test cases
have been considered to analyze the capability of
PHIL at the Chair of Power Electronics. In the first
case a BESS power change has been performed to
analyze the impact on hardware of software’s side
variation. In the second case, the ST varies its volt-
age amplitude set point, and the behavior of the LV
grid is observed.
4.1. BESS power variation
In this section the case of power variation of BESS
A from 10 to 50 kW, leaving invariant the reactive
power (Fig. 6b), has been analyzed. The ST ac-
tive power decreases to compensate the power un-
balance in the LV grid, decrementing the provided
power from 100 to 55 kW. This variation can be seen
also in the hardware side (Fig. 7). The ST current
varies passing from 4Apeak to 2.5Apeak (Fig. 7b),
while the ST voltage remains constant during the
transient and in steady state (Fig. 7a). The ST ac-
tive power changes from 2 kW to 1.1 kW, reflecting
the power change seen in the software side, scaled
down of a factor 50.
The same current profile shown in (Fig. 7b) can be
visualized as RTDS plot in Fig. 8. The current wave-
form in red represents the current measured in the
RTDS simulated grid (scaled down of a factor 50).
The black curve is the measured current in the hard-
ware side. As can be noticed, the current controller
of the interface can control in hardware the current
measured in the RTDS simulation, both in steady-
state and during transients.
During the transient the PHIL follows correctly the
current change that occurs in the hardware side, as
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Fig. 6: RTDS side: (a) ST active (black line) and reac-
tive (red line) power; (b) BESS A active (black line) and
reactive (red line) power
depicted in Fig. 9. The RTDS current controller is
able to reproduce the current behavior also in case
of fast transients. In Fig. 9, only a small amplitude
variation can be seen during the transient (around
1% of relative error). However this small attenua-
tion is compensated after half cycle, restoring in the
hardware side the reference current value.
One of the main advantages to perform a PHIL eval-
uation is the possibility to analyze which impact cer-
tain actions have on the grid. In Fig. 10 the rms
voltage profiles have been plotted during the BESS
power variation. This allows to determine if certain
control actions can impact negatively in the grid,
that is difficult to realize in pure hardware environ-
ment.
4.2. ST voltage amplitude variation
In this section, the impact of a hardware change
on the RTDS simulated grid side is considered. In
Fig. 7: Hardware side: (a) ST voltage, and (b) ST current
during the power transient
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Fig. 8: ST current: measured current in RTDS (red line)
and measured current in hardware side (black current).
particular, the ST applies a voltage amplitude vari-
ation to the downstream LV grid. This kind of ac-
tions have their use in services like Soft Load Re-
duction [6] or the ST overload control [4]. In this
case a voltage decrease from 325Vpeak to 300Vpeak
has been applied, corresponding to about 8% volt-
age variation. The impact on the grid can be seen in
Fig. 11. The voltage decreases in not uniform way
in the grid, and in several of them (the furthest away
from the MV/LV substation) the voltage drop is se-
vere (below 0.pu). On the hardware side, the volt-
age variation can be seen in Fig. 12a. The voltage
decreases of the requested amount and the ST in-
jected power decreases from 2 kW to 1.75 kW.
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Fig. 9: ST current, zoomed: measured current in RTDS
(red line) and measured current in hardware side (black
current).
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Fig. 10: Voltage profiles in different grid buses.
5. Conclusions
The Power Hardware In Loop represents an inter-
esting tool for hardware testing in realistic grid con-
ditions. The PHIL realized at the Chair of Power
Electronics enables the possibility to test grid-forming
converters, like the Smart Transformer, in realistic
grid conditions. It proved to be a optimal solution
to test the interaction of the grid and hardware un-
der test. In particular, the impact of LV grid power
consumption change on the ST has been consid-
ered. Changing the BESS power set-point, the ST
power injection varies, and this have an impact on
the voltage profile in the LV grid. The ST can vary
the voltage amplitude set-point in order to provide
services to the distribution grid. With a PHIL eval-
uation, the impact on the downstream LV grid can
be easily observed, analyzing the voltage profiles in
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Fig. 11: Voltage profiles in different grid buses.
Fig. 12: Hardware side: (a) ST voltage, (b) ST power
during the power transient
each bus of the grid.
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